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Abstract 
 
Inverters synthesizing output voltages consisting of two levels, commonly 
known as two-level inverters, have dominated the global market for a long 
time. Today, further emphasis is being put on inverter efficiency and power 
quality. One way of improving these aspects is to use an inverter synthesizing 
a staircase voltage waveform consisting of three or more levels. Such inverters 
are known as multi-level inverters. 
 
The thesis begins by pointing out key differences as well as advantages and 
disadvantages of two-level and multi-level inverters. The different multi-level 
inverter topologies are presented and the decision to further investigate the 
diode clamped inverter motivated. The diode clamped multi-level inverter and 
its related control circuit are discussed in detail. 
 
Then, simulations containing the two-level inverter and the diode clamped 
inverter are explained, carried out and eventually used to confirm the alleged 
advantages and disadvantages, and to show that the diode clamped inverter is 
more flexible, yielding both better inverter efficiency and power quality. 
Finally, cost, weight and space requirements of the two inverters are compared 
to provide a full comparison. 
 
Keywords: Multi-level, Inverter, Converter, Low voltage, IGBT, Loss-
estimation
  
Sammanfattning 
 
Omvandlare som syntetiserar spänningar bestående av två nivåer, vanligen 
benämnda tvånivåomvandlare, har dominerat den globala marknaden länge. I 
dagsläget finns en ökande efterfrågan på förhöjd verkningsgrad och elkvalitet, 
och ett sätt att i ett system förbättra dessa egenskaper kan vara att använda en 
omvandlare som syntetiserar trappstegsformade spänningar bestående av tre 
eller flera nivåer. Denna typ av omvandlare kallas flernivåomvandlare. 
 
Uppsatsen börjar med att peka ut fundamentala skillnader samt för- och 
nackdelar mellan två- och flernivåomvandlare. De olika 
flernivåomvandlartopologierna presenteras och valet att vidare undersöka 
diode clamped-omvandlaren motiveras. Därefter diskuteras den valda 
omvandlaren och dess kontrollkrets i detalj. 
 
Efter det beskrivs och används simuleringar innehållande båda typer av 
omvandlare för att visa på de i början av uppsatsen påstådda för- och 
nackdelarna med flernivåomvandlaren. Simuleringarna används också för att 
visa på att flernivåomvandlaren är en mer flexibel lösning som både ger bättre 
verkningsgrad och elkvalitet. I slutet av uppsatsen görs även en jämförelse 
med avseende på kostnad-, vikt- och platskrav för att ge en helhetsjämförelse. 
 
Nyckelord: Flernivå, Växelriktare, Omvandlare, Lågspänning, IGBT, 
Förlustuppskattning 
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1 Introduction 
 
 
1.1  Background 
 
Recent studies have shown that, globally, electric motor-driven systems, 
EMDS, consume more than half of all electricity generated. In Swedish 
industry, EMDS account for around two thirds of the total consumption. 
EMDS are thus by far the largest source of electricity consumption and it is 
therefore of interest to ensure that these are operated efficiently [1, 2]. 
 
One way to improve efficiency is the use of variable speed drives, VSD. These 
drives match the speed and torque of the motor to that of the load, controlling 
the amount of power fed into the machine [1, 2]. 
 
CG Drives & Automation has over the last decades been successful in the field 
of control and monitoring of electrical motors. VSD for induction motors for 
voltages up to 690 VAC, low voltage, in the power range up to several MW 
have been developed in house.  The topology used in these drives is a voltage 
source inverter, VSI, in which each leg can have two output voltage levels. 
This topology is, and has been, the dominating topology in the market for a 
very long time. A simplified two-level inverter circuit is shown below. 
 
 
Fig 1.1 Simplified two-level inverter circuit. 
 
When the switch is up, the output voltage (𝑉𝑜𝑢𝑡 − 𝑉0) is +
1
2
𝑉𝐷𝐶 . In the same 
way, when the switch is down, the output voltage is −
1
2
𝑉𝐷𝐶 . By alternating  
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between these two switch states, an AC output voltage is synthesized. Clearly, 
since only two output voltages are allowed, the quality of the output waveform 
is determined by the switching frequency. 
 
 
 
Fig 1.2 Output voltage waveform of a two-level inverter  
 
 
Today, as mentioned above, more emphasis is being put on efficiency and 
power quality. A possible means of improvement could be the use of a VSI 
built on a multi-level topology, in which each leg can have three or more 
output voltage levels. 
 
 
Fig 1.3 Simplified N-level inverter circuit 
 
In an N-level inverter, N-1 capacitors split the dc bus voltage into N levels in 
incremental steps of 
𝑉𝐷𝐶
𝑁−1
. A combination of capacitor voltages are selected by 
the switch and thus form the output voltage. Again, by alternating between 
switch states, an AC output voltage is synthesized, but this time with N levels 
instead of just two. This means that the quality no longer is uniquely 
determined by the frequency, but also by amplitude. 
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Fig 1.4 Output voltage waveform of a five-level inverter 
 
 
The staircase waveform output by a multi-level inverter better approximates a 
sine wave, bringing a number of advantages. 
 
 Less total harmonic distortion 
 
Closer approximation of a sine wave means less harmonic content. This 
makes possible a reduction (and in some cases even elimination) of the 
filter. If the reduction is significant, a smaller, lighter and cheaper end 
product which requires less space may be possible. 
 
 Lower switching frequency 
 
For the same output power, a lower switching frequency is required. Less 
switching means less switching losses, giving a direct increase in 
efficiency. 
 
 Less stress 
 
In a two-level inverter where each leg outputs either +
1
2
𝑉𝐷𝐶  or −
1
2
𝑉𝐷𝐶 , 
each switching action means a change in voltage of 𝑉𝐷𝐶 . For high voltages 
and high switching frequencies, often needed when operating two-level 
inverters, this means high 
𝑑𝑣
𝑑𝑡
 stresses on components. With a staircase 
waveform each step is much smaller, stressing each component less. 
 
 Less voltage per component 
 
The way multi-level inverters are designed, there is less voltage across 
each switch. Thus, it may be possible to choose semiconductor devices 
with lower voltage ratings and thus better performance in other important 
areas. 
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Unfortunately, multi-level inverters, by the way they are designed, require a 
large number of semiconductor devices. This gives rise to a number of 
drawbacks compared to a two-level inverter: 
 
 Increased complexity 
 
With additional semiconductor devices, a more advanced modulator will be 
needed in order to operate the circuitry. 
 
 Increased weight, cost and space 
 
Each component added is associated with additional cost, weight and 
space. 
 
1.2  Objectives 
 
The main objective of this thesis is to identify multi-level inverter topologies 
suitable for use in low voltage drives and to evaluate the advantages and 
drawbacks associated with each topology as compared to the standard two-
level voltage source inverter topology in terms of 
 
 Efficiency 
 Power quality 
 Cost 
 Weight 
 Complexity 
 Performance 
 
A secondary objective is to analyse which topologies are suited for use as 
active front-end units in back-to-back arrangements. 
 
1.3  Methodology 
 
The primary methods used to assess the qualities of the inverter circuits are 
 
 Literature studies 
 Interviews 
 Simulations 
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1.4  Expected Result 
 
An orientation and recommendation on the possibilities of using multi-level 
inverter topologies in low voltage drives. 
 
1.5  Outline of Thesis 
 
This chapter serves as a short introduction to the thesis and introduces the 
concept of multi-level inverter topologies as well as their advantages and 
drawbacks as compared to the standardized two-level inverter topology. 
 
The different multi-level inverter topology families are discussed in chapter 2. 
Provided is also motivation behind the choice to further investigate the diode 
clamped multi-level inverter topology. The theory and working principle of 
this particular topology is the topic of chapter 3. 
 
In this thesis two systems are simulated. Common to both systems are the grid, 
a three phase uncontrolled rectifier and an induction motor to pose as load. 
The first system is a representation of the existing system and thus contains a 
three phase two-level inverter. It serves as a reference point against which all 
comparisons are to be made. The second system contains a three phase three-
level diode clamped inverter and constitutes the system to be investigated. 
Chapter 4 introduces the systems and presents all simulation results. 
 
Inverter cost and weight concerns are addressed in chapter 5. 
 
The results are summarized and the thesis concluded in chapter 6. 
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2 Multi-level Inverters 
 
 
 
Today, there are three main groups of multi-level inverters – diode clamped 
inverters, flying capacitor inverters, and cascaded H-bridge inverters [3]. The 
advantages and disadvantages of each group are considered. 
 
2.1  Diode Clamped Multi-level Inverter 
 
A five-level diode clamped inverter is shown below. Here, one dc voltage 
source, 𝑉𝐷𝐶 , is used and split into five voltage levels (±
𝑉𝐷𝐶
2
, ±
𝑉𝐷𝐶
4
 and 0) by 
the series capacitors. Each level can then be connected to the output through 
use of the switches. 
 
 
Fig 2.1 One leg of a five-level diode clamped inverter 
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Fundamental to this topology are the clamping diodes used to clamp the 
switches to the intermediate capacitors. This way, using the five-level inverter 
above as an example, no switch will experience voltages in excess of 
𝑉𝐷𝐶
4
. 
 
It should be pointed out that some of the clamping diodes for inverters with 
more than three levels will experience voltages in excess of that experienced 
by the main switches. Thus, if diodes with a voltage rating equal to that of the 
transistors are to be used, series connection of multiple diodes is necessary. 
While this solves the problem of the voltage ratings, it increases the number of 
clamping diodes from 2(𝑁 − 2) per phase to that of  𝑁 − 1 (𝑁 − 2) per 
phase [3]. 
 
Further, an N-level diode clamped inverter requires 𝑁 − 1 capacitors to split 
the voltage and 2(𝑁 − 1) switch pairs per phase. Table 2.1 below summarizes 
the total number (three phases) of dc bus capacitors, clamping diodes and 
switch pairs needed for inverters with 3, 5, 7 and 9 intermediate levels [3]. 
 
 
 # levels in VLL # levels in VLN # dc bus capacitors 
3 5 9 2 
5 9 17 4 
7 13 25 6 
9 17 33 8 
 
 # clamping diodes # switch pairs # switch states 
3 6 12 27 
5 36 24 125 
7 90 36 343 
9 168 48 729 
Table 2.1. 
 
 
Note that all phase legs share a common dc bus and that no other capacitors 
are used in this topology. This fact is a distinct advantage of the diode 
clamped multi-level inverter as compared to the other topologies to be 
discussed. It minimizes the total capacitance requirements of the inverter, it 
allows the capacitors (since they are arranged in series) to be pre-charged as a 
group, and it makes the topology very much suited to back-to-back 
arrangements. 
 
The fact that diode clamped multi-level inverters with more than three levels 
require series connection of clamping diodes complicates the design and raises 
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cost concerns. As such, diode clamped inverters with high number of levels 
are, at present time, cumbersome and often impractical. 
 
In addition to increased circuit complexity, the intermediate dc levels must be 
maintained. This is a known problem for inverters of this kind with more than 
three levels. 
 
2.2  Flying Capacitor Multi-level Inverter 
 
The flying capacitor multi-level inverter was proposed as an alternative to the 
diode clamped inverter. 
 
 
 
Fig 2.2 One leg of a five-level flying capacitor inverter 
 
The structure of this inverter topology is very similar to that of the diode 
clamped inverter, the main difference being that capacitors are used as a 
replacement for clamping diodes. 
 
One advantage of the flying capacitor topology as compared to the diode 
clamped topology is the fact that while having an equal number of switch 
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states, it has a much larger number of usable (and  thus redundant) switch 
states. For instance, while a five-level diode clamped inverter only has one 
switch combination that outputs 1 4 𝑉𝐷𝐶 , a five-level flying capacitor inverter 
has four switch combinations that does the same. Redundant switch states can 
be incorporated in the control system in order to balance the intermediate dc 
levels, a persisting problem of diode clamped inverters of higher orders. 
 
An N-level flying capacitor inverter requires 1 2 (𝑁 − 1)(𝑁 − 2) flying 
capacitors per phase, and 2(𝑁 − 1) switch pairs per phase [3]. 
 
Table 2.2 below summarizes the total number (three phases) of dc bus 
capacitors, flying capacitors and switch pairs needed for inverters with 3, 5, 7 
and 9 intermediate levels [3]. 
 
 
 # levels in VLL # levels in VLN # dc bus capacitors 
3 5 9 2 
5 9 17 4 
7 13 25 6 
9 17 33 8 
 
 # flying capacitors # switch pairs # switch states 
3 3 12 27 
5 18 24 125 
7 45 36 343 
9 84 48 729 
Table 2.2. 
 
 
While the flying capacitors allow better and more flexible control of the 
intermediate dc levels, they are hard to pre-charge and are also more 
expensive and bulky (even though they are fewer) than clamping diodes. They 
also make the topology unfit for back-to-back arrangements. 
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2.3  Cascaded H-bridge Multi-level Inverter 
 
This topology is based on series connection of a number of H-bridges. 
 
 
Fig 2.3 A single H-Bridge 
 
 
An H-bridge can, through use of its switches, connect the output to ± 1 2 𝑉𝐷𝐶  
or 0. By cascading a number of H-bridges, the total output voltage then 
becomes the sum of the individual H-bridge output voltages. 
 
This configuration shares many advantages with the flying capacitor topology. 
For instance, since 𝑉𝑜𝑢𝑡  equals the sum of the individual H-bridge output 
voltages, 𝑉𝑜𝑢𝑡 =  +𝑉𝐷𝐶  can, in a 5-level inverter, be achieved through two 
different switch combinations. Similarly, 𝑉𝑜𝑢𝑡 =  −𝑉𝐷𝐶  can also be achieved 
through two different switch combinations. Thus, redundant switch states may 
be incorporated in the controller. 
 
The fact that it is modular (constructed from a number of H-bridges) is also a 
positive design feature. 
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Fig 2.4 One leg of a 5-level cascaded H-bridge inverter 
 
An N-level cascaded H-bridge inverter requires 1 2 (𝑁 − 1) isolated supplies 
(capacitors or connections to secondary windings of a transformer) per phase. 
The number of switches per leg is calculated as 2(𝑁 − 1) [3]. 
 
Table 2.3 below summarizes the total number (three phases) of dc bus 
capacitors, isolated supplies and switch pairs needed for inverters with 3, 5, 7 
and 9 intermediate levels [3]. 
 
 
 # levels in VLL # levels in VLN # isolated supplies 
3 5 9 3 
5 9 17 6 
7 13 25 9 
9 17 33 12 
 
 # switch pairs # switch states  
3 12 27 
5 24 125 
7 36 343 
9 48 729 
Table 2.3. 
 
The main disadvantage and limitation of this topology is the need for a large 
number of isolated voltage sources. For inverters with many levels, both these 
options are impractical for reasons already discussed. 
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2.4  Conclusions 
 
Adding more levels to the output voltage of a voltage source inverter means 
adding more semiconductor devices and complementary components. Taking 
a flying capacitor multi-level inverter as an example, it is seen that the jump 
between three and five levels is a rather large one, requiring an additional 15 
capacitors, 12 switch pairs and 2 dc bus capacitors. Note that this is twice as 
many switch pairs and dc bus capacitors, and six times as many capacitors 
than that required by a three level inverter. In addition, a more advanced 
controller is required. Because of these reasons – practicality, complexity, cost 
and weight - multi-level inverters with more than three levels will not be 
considered in this thesis. 
 
With inverters of only three levels, many of the initial problems posed by the 
diode clamped inverter topology, such as maintaining intermediate dc levels, 
need not be solved. Since this problem is solved, and not without sacrifice, by 
the flying capacitor and cascaded H-bridge topologies, the above 
simplification greatly favors the diode clamped topology. 
 
In addition, it was desirable to investigate multi-level topologies suitable for 
active front-end units in back-to-back arrangements. This is also in support of 
the diode clamped inverter topology. 
 
The following chapter describes in detail the working principle and control of 
the diode clamped multi-level inverter topology.  
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3 Diode Clamped Multi-level Inverters 
 
 
In this chapter, the working principle and control of the diode clamped multi-
level inverter topology are explained. 
 
 
Fig 3.1 One leg of a three phase three-level diode clamped inverter 
 
3.1  Working Principle 
 
For a three-level diode clamped inverter, three different output voltage levels 
are possible, and for each either positive or negative output current is possible. 
Therefore there are, in total, six output voltage and current combinations. 
 
Figure 3.2 demonstrates the fact that switches 𝑇1 and 𝑇1
′ , figure 3.1, are 
complementary. That is, when 𝑇1 is on, 𝑇1
′  is off, and vice versa. Similarly,  
switches 𝑇2 and 𝑇2
′  are complementary. Eliminating these switch 
combinations, only three possible combinations are left which account for all 
output voltage/current states shown below. 
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Fig 3.2 Output voltage/current combinations for three-level inverter 
 
A. Switches 𝑇1𝑇2 are on. The output voltage is +
1
2
𝑉𝑑𝑐  and output current 
positive, originating from the upper capacitor and reaching the output 
through 𝑇1 and 𝑇2. 
 
B. Switches 𝑇2𝑇1
′  are on. Here, the output voltage is 0. The current, which is 
positive, runs from the midpoint of the dc bus to the output through the 
upper clamp diode and collector of 𝑇2. 
 
C. Here, switches 𝑇1
′𝑇2
′  are on. The output voltage is −
1
2
𝑉𝑑𝑐 . Current runs 
from the lower capacitor, through the diodes paralleling 𝑇1
′  and 𝑇2
′  to the 
output. 
 
D. Just as in state A, switches 𝑇1𝑇2 are on. In this state, however, current runs 
from the output through the upper freewheeling diodes, recharging the dc 
bus capacitors. The output voltage is +
1
2
𝑉𝑑𝑐 . 
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E. Switches 𝑇2𝑇1
′  are on. The output voltage is, like in state B, 0. Current 
originating in the load runs through the collector of switch 𝑇1
′  and the lower 
clamp diode to the dc bus midpoint. 
 
F. Current originating in the load runs through switches 𝑇1
′𝑇2
′  and reaches the 
bottom capacitor. The output voltage is −
1
2
𝑉𝑑𝑐 . 
 
The switch states are summarized in table 3.1 [3]. 
 
 
 
𝑽𝒐𝒖𝒕 
 
Switches 
Path 
𝐼𝑜𝑢𝑡 > 0 𝐼𝑜𝑢𝑡 < 0 
+ 1 2 𝑉𝑑𝑐  
𝑇1𝑇2 A D 
0 𝑇2𝑇1
′  B E 
− 1 2 𝑉𝑑𝑐  
𝑇1
′𝑇2
′  C F 
Table 3.1. 
 
 
3.2  Modulation 
 
In this thesis, the inverters are controlled by pulse width modulators based on 
the constant Volts-per-Hertz, often abbreviated VHz, principle. Pulse width 
modulation is explained in this section, and an explanation of the VHz 
principle can be found appended to the thesis. 
 
One of the most common modulation techniques used in two-level inverters 
today is pulse width modulation with sinusoidal reference waveforms, often 
called SPWM. This technique can be extended and used in multi-level 
inverters. 
 
In basic SPWM, a sine wave of desired output frequency is compared to a 
high frequency triangular carrier wave. If the instantaneous  value of reference 
waveform is higher than the carrier wave, the upper transistor of the inverter 
phase leg is on (and the lower transistor off). Else, the lower transistor is on 
(and the upper transistor off). 
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Fig 3.3 SPWM for 2-level inverter, low frequency used for clarity 
 
Since the maximum attainable load voltage is 
1
2
𝑉𝑑𝑐 , the peak value of the 
triangular carrier wave form should also be 
1
2
𝑉𝑑𝑐 . The modulation index can 
then be defined as 
 
𝑚𝑎 =  
𝑣𝑟𝑒𝑓
𝑣 𝑡𝑟𝑖
=
𝑣𝑟𝑒𝑓
𝑉𝑑𝑐 /2
 
 
It is clear that overmodulation, the condition when the reference waveform 
exceeds the value necessary to produce maximum output, occurs for 
sinusoidal reference waveforms at 
 
𝑣𝑖,𝑟𝑒𝑓 =  𝑉𝑑𝑐 /2, that is, 𝑚𝑎 = 1 
 
It is possible to achieve better dc bus utilization by using symmetrical 
reference waveforms. Symmetrical reference waveforms are created by 
calculating and subtracting a zero-sequence voltage from the sinusoidal 
reference waveforms [4]. 
 
𝑣𝑜𝑓𝑓𝑠𝑒𝑡 =
1
2
 max 𝑣𝑎 ,𝑟𝑒𝑓 ,𝑣𝑏 ,𝑟𝑒𝑓 , 𝑣𝑐 ,𝑟𝑒𝑓  + min 𝑣𝑎 ,𝑟𝑒𝑓 , 𝑣𝑏 ,𝑟𝑒𝑓 ,𝑣𝑐 ,𝑟𝑒𝑓    
 
𝑣𝑖𝑧 ,𝑟𝑒𝑓 = 𝑣𝑖,𝑟𝑒𝑓 − 𝑣𝑜𝑓𝑓𝑠𝑒𝑡  
 
This allows for a greater peak value of the reference waveform before 
overmodulation [4]. 
 
𝑣𝑖𝑧 ,𝑟𝑒𝑓 =
𝑉𝑑𝑐
 3
, yielding 𝑚𝑎 = 1.15 
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Fig 3.4 PWM with symmetrical reference waveforms for 2-level inverter 
 
As stated above, this modulation scheme can easily be extended for use in 
multi-level inverters. One triangular carrier wave can be used to control two 
switches. Thus, for an N-level inverter, N-1 triangular carrier waves are 
needed. 
 
 
Fig 3.5  PWM with symmetrical reference waveforms for 3-level inverter 
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4 Simulations 
 
 
In this thesis, two systems are simulated in LTspice, a freeware SPICE 
developed by semiconductor manufacturer Linear Technology [11]. The first 
system is a representation of the existing system and thus contains a three 
phase two-level inverter. It serves as a reference point against which all 
comparisons were made. The second system contains a three phase three-level 
diode clamped inverter and constitutes the system to be investigated. Shown 
below is the general structure of the investigated systems. 
 
 
 
Fig 4.1 Simulation overview in LTspice 
 
In the following section, each part of each system is explained. Then, the 
actual simulations are presented and the results explained. 
 
4.1  System parts 
 
The systems include a model of the grid, a three phase uncontrolled rectifier, 
an inverter with VHz controller, and an induction motor load. 
 
4.1.1  Rectifier 
 
The grid voltages are input to and rectified by the uncontrolled bridge. The 
bridge output terminals are connected to the dc bus via an intermediate 
inductive filter. 
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Fig 4.2 Three phase diode rectifier in LTspice 
 
An expected value for the resulting average dc bus voltage is calculated 
 
𝑉 𝑑𝑐 =
1
𝑇/6
 𝑉𝐿𝐿 ∗ cos 𝜔𝑡 𝑑𝑡
𝜋
6
−
𝜋
6
 
=
6𝑉𝐿𝐿
𝜔𝑇
 sin  
𝜋
6
 − sin  −
𝜋
6
   
=
3 2
𝜋
𝑉𝐿𝐿,𝑅𝑀𝑆  
 
which for 𝑉𝐿𝐿,𝑅𝑀𝑆 = 400 gives an average dc bus voltage 
 
𝑉 𝑑𝑐 =
3 2
𝜋
∗ 400 = 540𝑉 
 
This  result is verified by the simulations. Shown below are the grid voltages, 
the rectified version (offset 50 Volts for clarity) and the resulting dc bus 
voltage. 
 
 
 
Fig 4.3 Grid voltages, rectified voltage (with offset) and dc bus voltage 
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The voltage across the rectifier diodes each period reaches a peak value of 
approximately 560V, figure 4.4. 
 
 
Fig 4.4. Three phase uncontrolled rectifier diode voltage 
 
For safety reasons and practicality, d4ph50u, a diode with a voltage rating of 
1200V, is chosen. 
 
4.1.2  Inverters 
 
The working principle of the two-level inverter circuit was briefly covered in 
the introductory chapter. In this section, LTspice schematics of the inverter 
circuit and its related driver circuit are shown. 
 
 
Fig 4.5 Three phase two-level inverter in LTspice 
 
The IGBTs are controlled by a PWM modulator. A simple driver circuit is 
implemented by a behavioral voltage source, taking on a scaled value of the 
PWM signal, connecting the gate and source terminals. 
 
  
21 
 
Fig 4.6 Simple IGBT driver circuit 
 
Figure 4.7. shows that the IGBT on-state voltage is approximately 540V, that 
is, the dc bus voltage. 
 
 
Fig 4.7 IGBT voltage for two-level inverter 
 
Taking into account transients and possible voltage spikes, a 600V IGBT is 
not a safe choice and therefore a 1200V IGBT must be used. 
 
Shown below are the three-level inverter LTspice schematics. 
 
 
Fig 4.8 Three phase three-level inverter in LTspice 
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It is evident that this inverter, having more switches to control, needs a more 
advanced modulator than that required by a two-level inverter. 
 
From figure 4.9, it is clear that the peak voltage is approximately 270V, half 
the dc bus voltage, as predicted by the theoretical model. Thus, an IGBT with 
lower voltage rating can be chosen. 
 
 
Fig 4.9 IGBT voltage for three-level inverter 
 
It has in this section been shown that, for the two-level inverter, an IGBT with 
a voltage rating of 1200V must be selected and that, for the three-level 
inverter, an IGBT with a reduced voltage rating of 600V can be selected. The 
chosen IGBTs must, however, in order to conduct a fair comparison, be 
comparable in key aspects such as practical continuous collector current and 
optimum switching frequency. 
 
Unfortunately, no 1200V IGBTs optimized for the desired switching 
frequency, 1-3 kHz, have accompanying SPICE models and, as a result, 
IGBTs optimized for switching frequencies of 8-40 kHz must be selected. 
Further, meeting the above constraint, only one pair of IGBTs with an 
approximately equal peak collector current of around 20 A has available 
SPICE models. 
 
For the two-level inverter IRG4PH50U, a 1200V IGBT with accompanying 
anti-parallel diode D4PH50U, is selected [5]. 
 
IRG4PC40U is a 600V IGBT comparable with IRG4PH50U. It is selected for 
use in the three-level inverter circuit. D4PC50F is used as anti-parallel diode 
[6]. 
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4.1.3  Modulators 
 
The dc bus capacitor voltage and the desired motor speed are input to the VHz 
controller through sample-and-hold circuitry. The desired motor speed, 𝑛𝑟𝑒𝑓 , 
is used to calculate the amplitude and angular velocity of the symmetrical 
reference waveforms to be created. 
 
𝑉𝑟𝑒𝑓 =  
𝑛𝑟𝑒𝑓
𝑛𝑟𝑎𝑡𝑒𝑑
 𝑉𝑟𝑎𝑡𝑒𝑑  
 
𝜔𝑟𝑒𝑓 = (
𝑛𝑟𝑒𝑓
𝑛𝑟𝑎𝑡𝑒𝑑
) 𝜔𝑟𝑎𝑡𝑒𝑑  
 
Yielding 
 
𝑣𝑖,𝑟𝑒𝑓 =  
2
3
𝑉𝑟𝑒𝑓 sin(𝜔𝑟𝑒𝑓 𝑡 − 𝑖
2𝜋
3
), for i = 0, 1, 2 
 
The symmetrical waveforms are then created, as explained in section 3.2, by 
the subtraction of a zero sequence component. 
 
Note that since these waveforms are to be compared to a triangular waveform 
(two for the three-level inverter) having a particular relationship to the dc bus 
voltage, the symmetrical reference waveforms have to be scaled by the input 
dc bus capacitor voltage. All of this is done with behavioral voltage sources. 
 
The final reference waveforms are then, with the help of digital circuitry, 
compared to the triangular carrier waves in order to create the signals 
controlling the IGBT inverters.  
 
Shown below is the digital circuit used to control one phase leg of the inverter. 
Here, the scaled u-phase symmetrical reference waveform is compared to the 
triangular wave carrier in a Schmitt trigger yielding high output usable in the 
subsequent AND-gates if the triangular wave carrier is higher than the 
reference and vice versa. The buffer circuit is used for the generation of 
deadtime. 
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Fig 4.10 Digital circuitry used in two-level inverter modulator 
 
As explained in section 3.2, the modulator technique can be extended for use 
in multi-level inverters. Extended digital circuitry is shown below. 
 
 
Fig 4.11 Extension of digital circuitry, for use with three-level inverters 
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4.1.4  Induction Motor 
 
All simulations are made under the assumption of steady state operation. A 
simplified equivalent circuit is derived in appendix A, using parameters 
extracted from a real life machine. Below are the LTspice schematics. 
 
 
Fig 4.12 Induction motor model 
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4.2  SPICE model testing 
 
Ideally, measurements made in the simulation program on the SPICE models 
would equal the measurements made on real life components. Generally, 
however, SPICE models are made for and linearised around one operating 
point and therefore has certain limitations regarding accuracy. As such, the 
SPICE models of the chosen semiconductor devices had to be validated 
against their corresponding datasheets. The following test circuit is 
implemented in LTspice. 
 
 
Fig 4.13 IGBT test circuit 
 
In this circuit, current of constant magnitude must flow through either the 
device under test or through the diode. Measuring the collector-emitter on-
state voltage allows calculation of the IGBT conduction losses. 
 
𝑃𝑐𝑜𝑛𝑑 = 𝑉𝐶𝐸 ,𝑂𝑁 ∗ 𝐼𝑐 ∗ 𝛿 
 
The energy associated with each switching action can be found through the 
use of an extremely low duty cycle. This value can then be used to calculate 
the switching losses. 
 
𝑃𝑠𝑤 = 𝐸𝑇𝑂𝑇 ∗ 𝑓𝑠𝑤  
 
These values can then be compared to those specified in the datasheet and 
eventually, if they turn out to be accurate, be used to calculate the total power 
dissipated in the IGBT. 
 
 𝑃𝑙𝑜𝑠𝑠 =𝑉𝐶𝐸 ,𝑂𝑁 ∗ 𝐼𝑐 ∗ 𝛿 + 𝐸𝑇𝑂𝑇 ∗ 𝑓𝑠𝑤  
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4.2.1  IRG4PC40U 
 
For IRG4PC40U, the datasheet is specified for a collector current of 20 A, a 
collector-emitter voltage of 480V and a 10Ω gate resistor [6].  
 
Shown below are the collector-emitter voltage and collector current for a duty 
cycle of 50%. 
 
 
Fig 4.14 IRG4PC40U collector-emitter voltage and collector current 
 
The collector-emitter on-state voltage are simulated to be 𝑉𝐶𝐸 ,𝑂𝑁 = 1.9 𝑉 
while expecting a value of 𝑉𝐶𝐸 ,𝑂𝑁 = 1.7 𝑉 based on the information given in 
the datasheet. As a result, conduction losses will for this IGBT model, under 
these conditions, be approximately 12% higher than expected in a real life 
situation. 
 
 
Fig 4.15 IRG4PC40U turn-on and turn-off losses 
 
Integration of the above power waveform yields the energy associated with 
each turn-on and turn-off. 
 
𝐸𝑇𝑂𝑇 = 𝐸𝑜𝑛 + 𝐸𝑜𝑓𝑓 = 842.73 𝜇𝐽 
 
This value is, contrary to the collector-emitter on-voltage, lower than expected 
and seems to coincide with the value specified for a junction temperature of 
25℃ which is likely to be the temperature used for extracting model 
parameters for this particular device. This is not realistic and, as a result, the 
switching characteristics of this IGBT model are deemed inaccurate. 
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The total power losses are predicted and measured using 𝛿 = 0.3 and 𝑓𝑠𝑤 =
4 𝑘𝐻𝑧 as an example. 
 
 𝑃𝑙𝑜𝑠𝑠 = 1.9 ∗ 20 ∗ 0.3 + 827.2 ∗ 10
−6 ∗ 4 ∗ 103 = 14.77 𝑊 
 
 
Fig 4.16 Total power loss for IRG4PC40U 
 
The simulation yielded  𝑃𝑙𝑜𝑠𝑠 = 14.76 𝑊. As such, it can be concluded that 
while the SPICE model very much behaves like an IGBT, it does so with 
inaccurate switching characteristics. 
 
4.2.2  IRG4PH50U 
 
The datasheet for IRG4PH50U was specified for a collector current of 24 A, a 
collector-emitter voltage of 960 V and a 5 Ω gate resistor. Below are the 
results for the simulations made under these conditions [5]. 
 
 
Fig 4.17 IRG4PH50U collector-emitter voltage and collector current 
 
 
Fig 4.18 IRG4PH50U turn-on and turn-off losses 
 
The following values are simulated. 
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𝑉𝐶𝐸 ,𝑂𝑁 = 1.95 𝑉 
 
𝐸𝑇𝑂𝑇 = 7.398 𝑚𝐽 
 
Here, the collector-emitter on-state voltage is expected to be 𝑉𝐶𝐸 ,𝑂𝑁 = 2.54 𝑉 
and, whereas the previous IGBT model, IRG4PC40U, partially matched the 
switching characteristics specified for an operating junction temperature of 
25℃, the power losses measured for this IGBT are about twice as high as 
those specified for 150℃ [5]. 
 
Using, as above, 𝛿 = 0.3 and 𝑓𝑠𝑤 = 4 𝑘𝐻𝑧 as an example, the total power 
losses are predicted. 
 
 𝑃𝑙𝑜𝑠𝑠 = 1.95 ∗ 24 ∗ 0.3 + 7.66 ∗ 10
−3 ∗ 4 ∗ 103 = 44.68 𝑊 
 
 
Fig 4.19 Total power loss for IRG4PH50U 
 
This value is confirmed by the simulations, shown in fig 4.19 above. As such, 
it can be concluded that while the SPICE model very much behaves like an 
IGBT, it does so with inaccurate switching characteristics. 
 
4.2.3  Conclusions 
 
These simulations have shown that while the IGBT SPICE models behave 
very much like IGBTS, they do so with inaccurate switching characteristics. 
As a result, simulated values for power and hence efficiency may not be 
trusted. It is, however, still possible to make a comparison regarding inverter 
efficiency. 
 
Comparison of conduction losses 
 
To compare inverter conduction losses during similar conditions, both the 
600V and 1200V IGBTs were simulated in the three-level inverter system. 
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 𝑃𝑙𝑜𝑠𝑠 =𝑉𝐶𝐸 ,𝑂𝑁 ∗ 𝐼𝑐 ∗ 𝛿 + 𝐸𝑇𝑂𝑇 ∗ 𝑓𝑠𝑤  
 
Here, both 𝑉𝐶𝐸 ,𝑂𝑁  and 𝐸𝑇𝑂𝑇  depend on the collector current. Used is a high 
switching frequency in the range of 15-20 kHz and, therefore, the IGBT 
collector current can be assumed to be equal between simulations. This 
assumption is justified in figures 4.20 and 4.21. 
 
 
Fig 4.20 Collector current using 𝑓𝑠𝑤 = 20000 𝐻𝑧 
 
 
Fig 4.21 Collector current using 𝑓𝑠𝑤 = 15000 𝐻𝑧 
 
It is here possible to use the results of two separate simulations to calculate an 
average value for the energy loss associated with each turn-on and turn-off. 
 
𝐸 𝑇𝑂𝑇 =
 𝑃2 −  𝑃1
𝑓2 − 𝑓1
 
 
This value can in turn be used to separate the conduction losses from the 
switching losses. 
 
𝑃𝑐𝑜𝑛𝑑 =  𝑃𝑙𝑜𝑠𝑠 −𝐸 𝑇𝑂𝑇 ∗ 𝑓𝑠𝑤  
 
The following values are simulated for the uppermost IGBT of the three-level 
inverter. 
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𝑃𝑐𝑜𝑛𝑑 ,3,1200 = 11.863 𝑊 
 
𝑃𝑐𝑜𝑛𝑑 ,3,600 = 6.226 𝑊 
 
These values are then, by calculating the duty cycles of the respective IGBTs, 
used as a basis for comparison. 
 
 
Fig 4.22 IGBT duty cycles 
 
As stated above, all calculations were made on the uppermost IGBT of the 
three-level inverter. It is seen in fig 4.22 that this IGBT has a duty cycle 
(shown in blue) converging towards 0.4. As such, the conduction losses of the 
uppermost IGBT in the two-level inverter, having a duty cycle (shown in 
green) converging towards 0.5, will be slightly higher than those simulated 
above. 
 
The losses of the two uppermost IGBTs in the three-level inverter are 
calculated as 
 
𝑃𝑐𝑜𝑛𝑑 ,3 = 𝑉𝐶𝐸 ,𝑂𝑁 ,1 ∗ 𝐼𝐶 ,1 ∗ 𝛿1 + 𝑉𝐶𝐸 ,𝑂𝑁 ,2 ∗ 𝐼𝐶,2 ∗ 𝛿2 
 
Assuming the average and RMS values of 𝐼𝐶,1 and 𝐼𝐶 ,2 to be equal, this 
expression takes the form 
 
𝑃𝑐𝑜𝑛𝑑 ,3 = 𝑉𝐶𝐸 ,𝑂𝑁 ∗ 𝐼𝐶 ∗ (𝛿1 + 𝛿2) 
 
Since the sum of the duty cycles is approximately twice of that used for the 
calculations above, the conduction losses will also be approximately twice the 
value of that calculated above. It is also seen that this value nearly equals the 
value calculated for the two-level inverter. As a result, it is possible make a 
comparison regarding efficiency based entirely on switching losses. 
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It should here be pointed out that, in reality, the conduction losses are 
expected to be in favor of the three-level inverter. This is partially due to a 
higher than expected on-state voltage for the 600V IGBT, and a lower than 
expected on-state voltage for the 1200V IGBT. In addition, it was for 
simplicity assumed that 𝐼𝐶,1 was equal to 𝐼𝐶 ,2 when, in reality, 𝐼𝐶 ,1 is smaller. 
 
Comparison of switching losses 
 
Switching losses are proportional to the switching frequency and also have an 
almost linear relationship with collector current and collector-emitter voltage. 
Using datasheet specifics, one can find the following relationship [5, 6] 
 
𝐸𝑇𝑂𝑇 ,3
𝐸𝑇𝑂𝑇 ,2
≈ 1 3  
 
Yielding the following expression 
 
 𝑃𝑠𝑤 ,3
 𝑃𝑠𝑤 ,2
=
2 ∗ 𝐸𝑇𝑂𝑇 ,3 ∗ 𝑓𝑠𝑤 ,3
𝐸𝑇𝑂𝑇 ,2 ∗ 𝑓𝑠𝑤 ,2
= 2 3 ∗
𝑓𝑠𝑤 ,3
𝑓𝑠𝑤 ,2
=  𝑓𝑠𝑤 ,3 = 𝑓𝑠𝑤 ,2  =
2
3  
 
As such, the three-level inverter, using the same switching frequency as the 
two-level inverter, is expected to outperform the two-level inverter concerning 
both efficiency and power quality. 
 
It is here possible to first establish a baseline THD using the two-level inverter 
system and then, in the three-level inverter system, by reducing switching 
frequency, aim for the same THD, yielding an increase in inverter efficiency. 
It is also possible to instead use the two-level inverter efficiency as a baseline 
and increase switching frequency, yielding an increase in THD. These 
possibilities are explored further in the subsequent sections. 
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4.3  Simulations 
 
As previously discussed, the main objective of this thesis is to evaluate the 
advantages and drawbacks of the diode clamped multi-level inverter topology 
in terms of efficiency, power quality, cost, weight and complexity. 
 
The purpose of this part of the thesis, which presents the inverter system 
simulation results, is to get an understanding of the situation regarding 
efficiency and power quality. 
 
Efficiency will be calculated by simulating inverter input power and power 
losses in IGBTs and diodes 
 
𝜂 =
𝑃𝑖𝑛 − 𝑃𝑙𝑜𝑠𝑠
𝑃𝑖𝑛
 
 
The quantity chosen for power quality is the total harmonic distortion in the 
stator current, defined as 
 
𝑇𝐻𝐷 =
  (𝐼𝑅𝑀𝑆 ,ℎ)
∞
ℎ=2
𝐼𝑅𝑀𝑆 ,1
=
 𝐼𝑅𝑀𝑆
2 − 𝐼𝑅𝑀𝑆 ,1
2
𝐼𝑅𝑀𝑆 ,1
 
 
 
Furthermore, all simulations are done under the assumption of steady state 
operation. Thus, at the beginning of each simulation, the capacitors are already 
precharged and the motor is assumed to be running. 
 
First, the two-level inverter system will be simulated in order to establish a 
baseline against which the simulation results of the three-level inverter system 
can be compared. 
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4.3.1  Simulations of the two-level inverter system 
 
Shown below is the output current of one of the phases. Clearly, the peak 
value of the output current is lower than the current rating of the IGBT. 
 
 
Fig 4.23 Output current using 𝑓𝑠𝑤 = 3000 Hz 
 
As stated above, the quantity chosen for power quality is the total harmonic 
distortion, defined as 
 
𝑇𝐻𝐷 =
  (𝐼𝑅𝑀𝑆 ,ℎ)
∞
ℎ=2
𝐼𝑅𝑀𝑆 ,1
=
 𝐼𝑅𝑀𝑆
2 − 𝐼𝑅𝑀𝑆 ,1
2
𝐼𝑅𝑀𝑆 ,1
 
 
The RMS value of the current is calculated by a behavioral voltage source in 
LTspice as 
 
𝐼𝑅𝑀𝑆 =  
1
𝑇
 (𝑖 𝑡 )2 𝑑𝑡 = 9.516 𝐴 
 
The fundamental component of the current can then be extracted from its 
harmonic spectrum. 
 
 
Fig 4.24 Harmonic spectrum of output current using 𝑓𝑠𝑤 = 3000 Hz 
 
𝐼𝑅𝑀𝑆 ,1 = 9.4894 𝐴 
 
This now allows for a calculation of the total harmonic distortion 
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𝑇𝐻𝐷 =
 9.5162 − 9.48942
9.4894
= 7.49 % 
 
This value will serve as a baseline for subsequent simulations. Shown below 
are the power input to the inverter and the power dissipated in the inverter. 
 
 
Fig 4.25 Input power and dissipated power using 𝑓𝑠𝑤 = 3000 Hz 
 
The values for average power are calculated with the use of behavioral voltage 
sources and are shown to be 
 
𝑃 𝑖𝑛 = 6.217 𝑘𝑊 
 
𝑃 𝑙𝑜𝑠𝑠 = 3 ∗ 76.98 𝑊 = 230.94 𝑊 
 
Yielding an efficiency of 
 
𝜂 =  
6.217 ∗ 103 − 230.94
6.217 ∗ 103
= 96.3 % 
 
Taking into account the fact that in reality lower switching losses, as shown in 
the previous section, would be attained as well as the fact that an IGBT 
optimized for a lower switching frequency would be used, thereby reducing 
conduction losses, a higher real-life efficiency is to be expected. 
 
4.3.2  Simulations of the three-level inverter system 
 
Shown below is the output current for one of the phases in the three-level 
inverter system. The peak value of this current is well under the rated current 
of the IGBT. It is also immediately seen that this current is smoother than the 
one produced by the two-level inverter. 
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Fig 4.26 Output current using  𝑓𝑠𝑤 = 3000 Hz 
 
 
Fig 4.27 Harmonic spectrum of output current using  𝑓𝑠𝑤 = 3000 Hz 
 
The RMS values of the output current and its fundamental component were, 
following the above outlined procedure, calculated 
 
𝐼𝑅𝑀𝑆 =  
1
𝑇
 (𝑖 𝑡 )2 𝑑𝑡 = 9.4120 𝐴 
 
𝐼𝑅𝑀𝑆 ,1 = 9.4045 𝐴 
 
These calculations verify that the quality of the output current produced by the 
three-level inverter is indeed better than that of the two-level inverter. 
 
𝑇𝐻𝐷 =
 9.41202 − 9.40452
9.4045
= 3.983% 
 
Shown below are the power input to the inverter and the power dissipated in 
the inverter. 
 
 
Fig 4.28 Three-level inverter input and dissipated power using 𝑓𝑠𝑤 = 3000 Hz 
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𝑃 𝑖𝑛 = 5.9622 𝑘𝑊 
 
𝑃 𝑙𝑜𝑠𝑠 = 3 ∗ 25.972 𝑊 = 77.916 𝑊 
 
𝜂 =  
5.9622 ∗ 103 − 77.916
5.9622 ∗ 103
= 98.69 % 
 
It is seen that both better efficiency and total harmonic distortion compared to 
that of the two-level inverter have been achieved. Below, the switching 
frequency will first be decreased, in order to further increase efficiency. 
 
The switching frequency of the three-level inverter transistors is reduced until 
a THD approximating that of the two-level inverter system is attained. Shown 
below are the output current and corresponding harmonic spectrum after the 
switching frequency is halved. 
 
 
Fig 4.29 Output current using  𝑓𝑠𝑤 = 1500 Hz 
 
 
Fig 4.30 Harmonic spectrum for output current using  𝑓𝑠𝑤 = 1500 Hz 
 
𝐼𝑅𝑀𝑆 =  
1
𝑇
 (𝑖 𝑡 )2 𝑑𝑡 = 9.444 𝐴 
 
𝐼𝑅𝑀𝑆 ,1 = 9.419 𝐴 
 
𝑇𝐻𝐷 =
 9.4442 − 9.4192
9.419
= 7.29 % 
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This value for total harmonic distortion approximates that of the two-level 
inverter and, as a result, since the switching frequency was halved, switching 
losses have been halved. 
 
Shown below are the input power and dissipated power using halved 
switching frequency. 
 
 
Fig 4.31 Three-level inverter input and dissipated power using 𝑓𝑠𝑤 = 1500 Hz 
 
𝑃 𝑖𝑛 = 6 𝑘𝑊 
 
𝑃 𝑙𝑜𝑠𝑠 = 3 ∗ 25.956 𝑊 = 77.868 𝑊 
 
𝜂 =  
6 ∗ 103 − 77.868
6 ∗ 103
= 98.7 % 
 
It is seen that the increase in efficiency is insignificant. 
 
Integrating the power of the uppermost IGBT shows that each switching 
action, shown as spikes in fig 4.32, contribute very little to the total losses. 
 
 
Fig 4.32 Integration of dissipated power 
 
This is explained by the fact that the IGBTs used in these simulations have 
been optimized for switching frequencies between 8-40 kHz. This means that 
the manufacturer, expecting a high operating frequency, has aimed for lower 
switching losses at the expense of conduction losses. In this thesis, however, a 
relatively low operating frequency of only 3 kHz is used and, as a result, 
switching losses account for only a fraction of the total losses. 
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Above, the switching frequency was decreased in order to decrease switching 
losses. Now, the switching frequency is increased to improve the total 
harmonic distortion. 
 
The switching loss comparison expression, repeated below, suggests that an 
increase in THD is possible at the cost of increased switching losses. 
 
 𝑃𝑠𝑤 ,3
 𝑃𝑠𝑤 ,2
= 2 3 ∗
𝑓𝑠𝑤 ,3
𝑓𝑠𝑤 ,2
 
 
In the following simulation, equal switching losses were aimed for and thus 
the switching frequency increased by a factor 3 2 . The simulation results are 
shown below. 
 
 
Fig 4.33 Output current using 𝑓𝑠𝑤 = 4500 Hz 
 
 
Fig 4.34 Harmonic spectrum of output current using 𝑓𝑠𝑤 = 4500 Hz 
 
𝐼𝑅𝑀𝑆 =  
1
𝑇
 (𝑖 𝑡 )2 𝑑𝑡 = 9.4059 𝐴 
 
𝐼𝑅𝑀𝑆 ,1 = 9.4045 𝐴 
 
𝑇𝐻𝐷 =
 9.40592 − 9.40452
9.4045
= 1.71% 
 
This value for total harmonic distortion is almost four and a half times lower 
than that simulated with the two-level inverter. This improvement, as 
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suggested in the introductory chapter, may prove very advantageous in active 
front-end configurations. This is explained further in the forthcoming chapter. 
 
The efficiency was, as expected due to above reasoning, practically static. 
 
 
Fig 4.35 Input/dissipated power for 𝑓𝑠𝑤 = 4500 Hz 
 
𝑃 𝑖𝑛 = 5.95 𝑘𝑊 
 
𝑃 𝑙𝑜𝑠𝑠 = 3 ∗ 26.064 𝑊 = 78.192 𝑊 
 
𝜂 =  
5.95 ∗ 103 − 78.192
5.95 ∗ 103
= 98.68 % 
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5 Inverter Comparisons 
 
 
It has been shown that, using the standard switching frequency of 3 kHz, the 
three-level inverter outperforms the two-level inverter regarding both 
efficiency and total harmonic distortion. It has also been shown that it is 
possible, by altering the switching frequency, to improve further either the 
efficiency or the total harmonic distortion. 
 
This flexibility, however, is at the cost of requiring additional semiconductor 
devices and a more advanced modulator. This chapter provides a comparison 
by taking into account the results of the previous chapter as well as 
determinants such as cost, weight and space requirements. 
 
Note that it is very difficult to make a true comparison seeing that, in reality, 
one must consider quantities to purchase, availability, discounts and more. As 
a result, in order to have a basis for comparison, all pricing information will be 
taken from the manufacturer website [7] with the assumption that only one 
inverter will be built and that no discounts are applicable. 
 
Two-level inverter 
 
As shown in fig 4.5, the two-level inverter requires six IGBTs and 
accompanying diodes. The IGBT used in the two-level inverter, IRG4PH50U, 
is available with anti-parallel diode at the cost of $6.828, yielding a total 
inverter cost of 6.828 ∗ 6 ≈ $41. 
 
The weight of the components (IGBT and diode) is 6 grams, giving a total 
weight of 36 grams. 
 
Three-level inverter 
 
The three-level inverter, shown in fig 4.8, requires twelve IGBTs and 
accompanying diodes.IRG4PC40U is available with accompanying diode at 
the cost of $4.3, yielding a total inverter cost of 4.3 ∗ 12 ≈ $52. 
 
The weight of the components is also 6 grams, giving a total weight of 72 
grams. 
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Comparison 
 
As expected, the three-level inverter, requiring more semiconductor devices, is 
more expensive than the two-level inverter. Note, however, that the 
semiconductor devices used in the above calculations and the conditions posed 
for the comparison are unrealistic. Performing the above calculations using 
pricing and quantities obtained at CG Drives & Automation yields a 
relationship showing, taking into account only the cost of the semiconductor 
devices, that the three-level inverter will be approximately 60% more 
expensive than the two-level inverter [8]. 
 
It is also of importance to consider the practical modulator differences. 
Concentration has in this thesis been on the purely theoretical aspects of 
inverter modulators and they were in all simulations largely emulated by 
behavioral voltage sources. In practice, however, additional hardware will be 
required to extend the principle to work with multi-level inverters. 
 
Additional costs will, of course, also come in the form of the work required to 
develop working and practical modulator and inverter circuits. 
 
While differences in weight and space requirements regarding the actual 
inverter have been shown to negligibly small, it is with the three-level inverter 
possible to increase switching frequency while attaining, as compared to the 
two-level inverter, equal efficiency in order to improve total harmonic 
distortion. This, as has been suggested, may be very interesting when used in 
active front-end configurations. 
 
 
Fig 5.1 Active Front-End Configuration with L-C-L filter 
 
In such a set-up, an L-C-L filter is necessary in order to decrease the total 
harmonic distortion. This filter is in practice very cumbersome, and it would 
therefore be very interesting if, by replacing the inverter, the THD could be 
decreased enough to use a reduced filter. This may in turn prove to be very 
advantageous regarding both cost, weight and space requirements. 
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6 Conclusions 
 
 
This thesis investigates the viability of multi-level inverter topologies as a way 
to improve efficiency and power quality. For the conditions specified, the 
diode clamped multi-level inverter topology is found to be best suited and 
selected for further investigation. 
 
The SPICE models selected and used to build the inverter circuits are shown 
to be inaccurate and therefore not trustworthy. A method to estimate inverter 
efficiency using datasheets is presented and used to show that the multi-level 
inverter outperforms the two-level inverter regarding both efficiency and 
power quality. 
 
The estimation method is further used to calculate a specific interval in which 
switching frequency can be altered. Decreasing the switching frequency yields 
a further increase in efficiency while increasing the switching frequency 
betters the total harmonic distortion and hence power quality. It is also shown 
that improved power quality may be very attractive for active front-end units. 
Hence, the simulations conclusively confirm the advantages proposed in the 
introductory chapter. 
 
The drawbacks of multi-level inverter topologies are also confirmed and 
somewhat quantified through calculations using values from the manufacturer 
website. 
 
It is, however, using the results of this thesis only, impossible to conclude 
whether or not the use of multi-level inverter topologies will be a worthwhile 
pursuit. Each application has its specific needs and requirements and only 
through separate simulations and practical tests will it be possible to determine 
the status of the multi-level inverter as compared to the already existing two-
level inverter. 
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Appendix A - Nomenclature 
 
 
Abbreviations 
 
AC Alternating current 
DC Direct current 
EMDS Electric motor driven systems 
IGBT Insulated gate bipolar transistor 
NPC Neutral point clamp 
PWM Pulse width modulation 
RMS Root mean square 
SPICE Simulation program with integrated circuit emphasis 
THD Total harmonic distortion 
VHz Volts per hertz 
VSD Variable speed drive 
VSI Voltage source inverter 
 
Symbols 
 
𝐵𝑟𝑎𝑡𝑒𝑑  Rated value of motor flux density 
𝐸𝑜𝑓𝑓  Energy associated with IGBT turn-off 
𝐸𝑜𝑛  Energy associated with IGBT turn-on 
𝐸𝑡𝑜𝑡  𝐸𝑜𝑛 + 𝐸𝑜𝑓𝑓  
𝐼𝑅𝑀𝑆 ,1 RMS value of current fundamental 
𝐼𝑅𝑀𝑆  RMS value of current 
𝐼𝑐  IGBT collector current 
𝐼𝑜𝑢𝑡  Output current 
𝐿𝑚  Magnetizing inductance 
𝐿𝑟  Rotor inductance 
𝑃𝑐𝑜𝑛𝑑  IGBT conduction losses 
𝑃𝑖𝑛  Inverter input power 
𝑃𝑙𝑜𝑠𝑠  Inverter losses 
𝑃𝑠𝑤  IGBT switching losses 
𝑅𝑟  Rotor resistance 
𝑅𝑠 Stator resistance 
𝑉𝐶𝐸 ,𝑂𝑁  𝑉𝐶𝐸  when IGBT is conducting 
𝑉𝐶𝐸  Collector-emitter voltage of IGBT 
𝑉𝐿𝐿,𝑅𝑀𝑆  RMS value of 𝑉𝐿𝐿  
𝑉𝐿𝐿  Line-to-Line voltage 
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𝑉𝐿𝑁  Line-to-Neutral voltage 
𝑉𝑎  Motor armature voltage 
𝑉𝑑𝑐  DC bus voltage 
𝑉𝑖𝑧 ,𝑟𝑒𝑓  i:th (i = 0, 1, 2) symmetrical reference waveform 
𝑉𝑜  Midpoint voltage 
𝑉𝑜𝑓𝑓𝑠𝑒𝑡  Zero sequence voltage used in creating symmetrical references 
𝑉𝑜𝑢𝑡  Output voltage 
𝑉𝑟𝑎𝑡𝑒𝑑  Motor rated armature voltage 
𝑒𝑢  Motor u-phase voltage 
𝑒𝑣  Motor v-phase voltage 
𝑒𝑤  Motor w-phase voltage 
𝑓𝑒  Electrical frequency 
𝑓𝑟𝑎𝑡𝑒𝑑  Motor rated electrical frequency 
𝑓𝑠𝑤  Switching frequency 
𝑚𝑎  Modulation index 
𝑣𝑖,𝑟𝑒𝑓  i:th (i = 0, 1, 2) sinusoidal reference waveform 
𝑣𝑟𝑒𝑓  Modulator reference voltage 
𝑣𝑡𝑟𝑖  Modulator triangular carrier voltage 
𝜔𝑒  Electrical angular velocity 
𝜔𝑟𝑒𝑓  Electrical angular velocity reference 
𝜔𝑠 Motor angular velocity 
𝐵 Motor flux density 
𝑁 Number of levels for multi-level inverter 
𝑖(𝑡) Current instantaneous value 
𝑠 Motor slip 
𝜂 Efficiency 
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Appendix B - Induction Motors 
 
 
This appendix is streamlined version of a derivation found in [9]. 
 
The dynamic behavior of an induction motor is described by the following set 
of equations 
 
𝑑𝛹   𝑠
𝑑𝑡
=  𝑢  𝑠 − 𝑅𝑠𝑖 𝑠 
 
𝑑𝛹   𝑟
𝑑𝑡
=  𝑗𝜔𝛹   𝑟 − 𝑅𝑟 𝑖 𝑟  
 
𝛹   𝑠 =  𝐿𝑠𝑖 𝑠 + 𝐿𝑚 𝑖 𝑟  
 
𝛹   𝑟 =  𝐿𝑟 𝑖 𝑟 + 𝐿𝑚 𝑖 𝑠 
 
𝐽
𝑑𝜔
𝑑𝑡
= 𝛹   𝑠  𝑥 𝑖 𝑠 −  𝑇𝑙𝑜𝑎𝑑  
 
In this thesis a symmetrical grid with constant frequency is assumed. Under 
these conditions, an equivalent steady state circuit model can be derived. 
 
All of the above equations are written in stator coordinates (αβ coordinates). 
They are transformed to rotor coordinates (dq coordinates) through 
multiplication with 𝑒−𝑗𝜃 , θ being the angle between the rotating coordinate 
system (dq) and the stationary coordinate system (αβ). 
 
𝑑𝛹   𝑠
𝑑𝑞
𝑑𝑡
=  𝑢  𝑠
𝑑𝑞 − 𝑅𝑠𝑖 𝑠
𝑑𝑞 − 𝑗𝜔𝑠𝛹   𝑠
𝑑𝑞
= 𝑢  𝑠
𝑑𝑞 − 𝑅𝑠𝑖 𝑠
𝑑𝑞 − 𝑗𝜔𝑠 𝐿𝑠𝑖 𝑠
𝑑𝑞
+ 𝐿𝑚 𝑖 𝑟
𝑑𝑞
  
 
𝑑𝛹   𝑟
𝑑𝑞
𝑑𝑡
= 𝑗𝜔𝛹   𝑟
𝑑𝑞 − 𝑅𝑟 𝑖 𝑟
𝑑𝑞 − 𝑗𝜔𝑠𝛹   𝑟
𝑑𝑞
= 𝑗 𝜔 − 𝜔𝑠  𝐿𝑚 𝑖 𝑠
𝑑𝑞
+ 𝐿𝑟 𝑖 𝑟
𝑑𝑞
 − 𝑅𝑟 𝑖 𝑟
𝑑𝑞
 
 
In addition, assuming steady state operation, the derivatives of the flux 
linkages are zero, reducing the equations to 
 
𝑢  𝑠
𝑑𝑞 − 𝑅𝑠𝑖 𝑠
𝑑𝑞 − 𝑗𝜔𝑠 𝐿𝑠𝑖 𝑠
𝑑𝑞
+ 𝐿𝑚 𝑖 𝑟
𝑑𝑞
 = 0 
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𝑗 𝜔 − 𝜔𝑠  𝐿𝑚 𝑖 𝑠
𝑑𝑞
+ 𝐿𝑟 𝑖 𝑟
𝑑𝑞
 − 𝑅𝑟 𝑖 𝑟
𝑑𝑞
= 0 
 
The constant vectors in the equations above are recognized as phasors. Hence, 
in the following discussion, all vectors are replaced by phasors and the phasor 
𝑢 is chosen as a reference.Note that 𝑢 is the RMS value of the phase voltage. 
 
The slip is defined as 𝑠 =  
𝜔𝑠−𝜔
𝜔𝑠
 and the frequency of the input as 𝜔1. Then, 
beginning with the rotor equation, it is seen that 
 
0 = 𝑗 𝜔 − 𝜔𝑠  𝐿𝑚 𝑖𝑠 − 𝐿𝑟 𝑖𝑟 + 𝑅𝑟 𝑖𝑟 = −𝑗𝑠𝜔𝑠 𝐿𝑚 𝑖𝑠 − 𝐿𝑟 𝑖𝑟 + 𝑅𝑟 𝑖𝑟  
= −𝑗𝑠𝜔𝑠𝐿𝑚 𝑖𝑠 − 𝑖𝑟 + 𝑗𝑠𝜔𝑠𝐿𝑟𝜆 𝑖𝑟 + 𝑅𝑟 𝑖𝑟  
 
Here the equation can be divided by s and𝜔𝑠replaced with 𝜔1 
 
0 = −𝑗𝜔1𝐿𝑚 𝑖𝑠 − 𝑖𝑟 + 𝑗𝜔1𝐿𝑟𝜆 𝑖𝑟 +
𝑅𝑟
𝑠
𝑖𝑟  
 
This is known as the rotor equation in steady state operation. Finally, the 
steady state stator equation is attained by replacing 𝜔𝑠 with 𝜔1 
 
𝑢𝑠 = 𝑅𝑠𝑖𝑠 + 𝑗𝜔1 𝐿𝑠𝑖𝑠 − 𝐿𝑚 𝑖𝑟 = 𝑅𝑠𝑖𝑠 + 𝑗𝜔1𝐿𝑠𝜆 𝑖𝑠 + 𝑗𝜔1𝐿𝑚 𝑖𝑠 − 𝑖𝑟  
 
The stator and rotor equations can now be combined to form the equivalent 
circuit. 
 
 
 
 
 
 
 
 
 
Fig B.1 Equivalent circuit for one phase of an induction motor 
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Appendix C - VHz Control 
 
 
This appendix is streamlined version of a derivation found in [10]. 
 
In an induction motor, the synchronous angular velocity is proportional to the 
electrical frequency of the applied armature voltage. 
 
𝜔𝑠 = (
2
# 𝑝𝑜𝑙𝑒𝑠
)𝜔𝑒  
 
It is clear that one can control the induction motor speed by varying the 
frequency of the applied armature voltage. As discussed in the modulation 
section above, this is done by varying the frequency of the reference 
waveforms. 
 
Faraday’s law can be used to show that the applied armature voltage is directly 
proportional to the peak flux density and the electrical frequency. 
 
𝑉 𝑎 = (
𝑓𝑒
𝑓𝑟𝑎𝑡𝑒𝑑
)(
𝐵 
𝐵𝑟𝑎𝑡𝑒𝑑
)𝑉𝑟𝑎𝑡𝑒𝑑  
 
Thus, if the amplitude of the voltage is kept at its rated value and vary the  
 
electrical frequency, the following is found 
 
𝐵 =  
𝑓𝑟𝑎𝑡𝑒𝑑
𝑓𝑒
 𝐵𝑟𝑎𝑡𝑒𝑑  
 
This means that if the electrical frequency is lowered, the flux density will 
increase, leading to additional core loss and increased currents, possibly 
damaging the motor. Hence, induction motors should operate a constant flux 
density. 
 
𝑉 𝑎 = (
𝑓𝑒
𝑓𝑟𝑎𝑡𝑒𝑑
)𝑉𝑟𝑎𝑡𝑒𝑑  
 
this expression can be rewritten as 
 
𝑉 𝑎
𝑓𝑒
=
𝑉𝑟𝑎𝑡𝑒𝑑
𝑓𝑟𝑎𝑡𝑒𝑑
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Hence, constant flux density is attained when a constant ratio of armature 
voltage and electrical frequency is maintained. Therefore, this type of 
controlled is often referred to as Volts-per-Hertz control, or VHz. 
